Register now or log in to join your professional community.
• VHDL:
– concurrent procedure calls are allowed
• Verilog:
– concurrent procedure calls are not allowed
Verilog syntax follws C syntax. But VHDL follows ADA syntax.
Both hare used for writing Logic Circuits or HArdware description.
In my opnion verylog is easy to write but VHDL is more error prone during develoipment phase.
Do you need help in adding the right keywords to your CV? Let our CV writing experts help you.